ABSTRACT
INTRODUCTION
The flash Analog to Digital converter architecture is the good solution for high Speed Analog to Digital converter designs, but from a power dissipation and area perspective it is not efficient for the resolution of more than 8 bits. As long as the resolution level is kept Small, the comparator count will be reasonable. The Comparator structure is the most critical part in full-flash type architectures. Some of the problems of the conventional comparator structures used in A/D designs are [1] The Threshold Inverter Quantizer (TIQ), based on systematic transistor sizing of a CMOS Inverter in a full-flash scheme, eliminates the resistor array implementation of conventional Comparator array flash designs [2] . Therefore no static power consumption is required for quantizing the analog input signal, making the idea very attractive for battery-powered applications. However there are some disadvantages in the TIQ approach. They are, It is a single ended structure, It requires 2 n -1 different area sized quantizer designs, and It requires a separate 5V reference power supply voltage for analog part only due to poor power supply rejection ratio. Also It has slight changes in linearity measures (DNL, INL) and the maximum analog signal range due to process parameter variations. These problems can be handled by front end signal conditioning circuit .It requires S/H at the analog input to increase the performance and to reduce the power consumption during metastable stage. where V tp and V tn represent the threshold voltages of the PMOS and NMOS devices respectively [2] . At the first inverter, the analog input signal quantization level is set by V mid ,depending on the W/L ratios of the PMOS and NMOS. The second inverter is used to increase voltage gain and to prevent an unbalanced propagation delay.
The TIQ flash ADC requires 2 n -1 different size comparators. However choosing the needed V mid for comparators and generating the selected comparators with a custom layout are difficult jobs. For example, a 10-bit flash ADC would need 1023 TIQ comparators, too many for manual layout designs, while other ADCs use a single comparator design and simply duplicate it for 2 n -1 times. However, a customized program has been developed [2] that automatically generates the TIQ comparators with an optimal selection approach.
A CMOS inverter consists of one PMOS and one NMOS transistor, with the inverter switching threshold voltage, depending upon the transistor sizes. If the length of both the PMOS and NMOS are fixed, then different inverter threshold voltages can be obtained by simply varying the transistor widths. There are two design methods for the TIQ comparator for the V mid values.
One method, called the Random Size Variation (RSV) technique, can obtain the 2 n -1 reference voltages by selecting the inverter width from the full range of 3-D surface without considering the relation of adjacent comparators. The other method, called the Systematic Size Variation (SSV) technique, considers the relation of comparators in selection of the inverter size. Perhaps the most critical issue for the Threshold Inverter (TI) comparator based ADC is the process variation [3] . One solution is to add a programmable pre-amplifier to the analog input of the ADC to dynamically fine-tune the offset, gain, and linearity. Another solution is to perform digital signal processing on the ADC output to correct the offset, gain, and linearity.
The thermometer code-to-binary code encoder(tc-bc) has become the bottleneck of the ultra-high speed flash ADCs [4] .The fat tree thermometer code-to-binary code encoder is highly suitable for the ultra-high speed flash ADCs. The main advantage of the fat tree encoder over the other encoders is the high encoding speed. Also the fat tree encoder consumes less power compared with other encoders.The speed is improved by almost a factor of 2 when using the fat tree encoder. This paper presents 6-bit flash Analog to Digital Converter at 0.18u technology, which uses TIQ concept for the generation of the reference voltages in Quantized Differential Comparator and encoder design, which is based on the Fat Tree Encoder Design. The output of the comparator is logic 1 or logic 0 depending on the applied input voltage. In the conventional differential voltage comparator [8, 9] , the transistor sizes are matched and the input V b is taken from V ref generated by the resistor ladder circuit.
A 6-BIT FLASH ADC
Therefore all the comparators of n-bit flash ADC are identical. On the other hand, we use different transistor sizes of the transistor M2 of the differential pair to create an offset voltage in Quantized Differential Comparator.
In addition, the voltages at V 2 and V b are constants and input voltage is applied to the V1 terminal ( Figure 2 ). In addition to this, 2 n -1 different sizes of comparators are needed for the flash ADC implementation. To get sharp Voltage Transfer Characteristic (VTC) curves the inverter is used at the output of the differential amplifier.
Figure2.Quantized Differential Comparator
To design n-bit flash ADC, requires 2 n -1 equal quantization voltages, and those many number of Quantized Differential Comparators. A thermometer code has been developed to generate the different sizes of transistors for different reference voltages of the comparators and the device sizes have been picked up from the data generated to match the requirements. After the comparators produce a thermometer code, it is converted to binary code.The TC-to-BC encoding is carried out in two stages in the fat tree encoder.The first stage converts the thermometer code to one-out-of-N code. The one-out-of-N code is same as an address decoder output. This code conversion is done in N bit parallel using N gates. Figure. 3 shows the two stage fat tree TC-to-BC encoder. Fig.3 The two stage fat tree TC-BC encoder
The second stage converts the one-out-of-N code to binary code using the multiple trees of OR gates. Figure 3 shows an example of a 4 bit ADC case. A 16 bit one-out of-N code is presented to the leaf nodes of the tree and 4 bit binary code output is produced at the root nodes of the trees.
One may superimpose one tree over the other tree and imagine a 3-D visualization of the trees in Figure . 4.
An edge count of a node increases as the tree height increases ,so it is named as a fat tree. Algorithmically, the fat tree circuit signal delay is O(log 2 N) .But for other encoders this signal delay is different, for example the ROM circuit signal delay is O(N),and the Wallace tree encoder [5] signal delay is O(log 1:5 N).Therefore, the fat tree circuit is the fastest speed circuit.
From Figure. 4 we can understand that there are three OR gate delays from any leaf node to any root node. The signal delay from the N -1 inputs to the n outputs is uniform in the fat tree encoder. This is an important property allowing high speed wave pipelining without the pipeline registers. Apart from the speed, the fat tree of OR gates is an all digital circuit and it does not require a clock signal.
The fat tree circuit is more noise tolerant than other encoder circuits. Full static CMOS implementation of the OR gates eliminates any static power consumption otherwise necessary in circuits with pull-up resistors.Therefore, the fat tree circuit is less power consuming circuit. For a more efficient implementation in CMOS, we can replace the OR gates with NOR and NAND gates using the DeMorgan's theorem, shown in Figure. 
SYSTEM PERFORMANCE
The proposed Quantized comparator and fat tree encoder based flash ADC has been designed for TSMC 0.18u technology using CADENCE. The proposed approach has been validated through extensive HSPICE simulations. Simulation results are given in Figure . 6. 
ADCs
Technology Power Dissipation Proposed CMOS 0.18µm 36.98mW 6-bit TIQ [2] CMOS 0.25 µm 59.91mW 6-bit Flash [5] GaAs 0.5 µm 970mW 6-bt Flash [7] CMOS 0.6 µm 380mW 6-bit Flash [8] CMOS 0.4 µm 400mW 6-bit Flash [9] CMOS 0.6 µm 330mW Table 1 . The proposed ADC power dissipation in comparison to other ADCs in the literature. 
CONCLUSION
A flash ADC design, based on a Quantized Differential Comparator and fat tree encoder approach has been proposed. The design has been carried out for 0.18u technology and validated through HSPICE simulation circuit topologies and simulation results have been presented. Since the reference voltages are generated internally the power dissipation is reduced. The results obtained are encouraging and indicate that the proposed approach can be promising one for battery driven applications such as SOCs. The speed is improved by almost a factor of 2 when using the fat tree encoder, which in fact demonstrates the fat tree encoder, is an effective solution for the bottleneck problem in ultra-high speed ADCs.
